LG M2452D-PR - Manuale (Pagina 53)

IT
ALIANO
53
DIAGRAMMI A BLOCCHI
LG
E2111A-T8
Sa
tu
rn
7
LR
C
O
M
P
O
N
EN
T
H
D
M
I1
R
S-
23
2C
[O
p
ti
o
n
:
O
n
ly
ho
te
l
m
o
d
el
]
R
G
B
H
D
M
I_
TM
D
S
&
H
D
M
I
I2
C
M
A
X
32
32
C
D
R
D
SU
B
_R
/G
/B
/H
/V
A
u
d
io
I
N
H
P
L
&
R
o
u
t
C
O
M
P
_Y
,
P
b
,
P
r
C
O
M
P
_L
&
R
_I
N
U
SB
(J
p
eg
,M
P
3,
D
V
IX
)
A
P
21
91
D
SG
LG
IT
H
A
LF
N
IM
(DV
B
T
/C)
SC
A
R
T
(F
u
ll)
P
C
M
C
IA
S
lo
t
FE
_T
u
n
er
_S
D
A
&
SC
L
SCART_OU
T
74
LV
C
54
1A
Bu
ff
er
IC
50
2
FE
_T
S_
C
LK
FE
_T
S_
V
A
L
Er
ro
r
FE
_T
S_
SY
N
C
FE
_T
S_
D
A
TA
B
u
ff
er
_F
E_
TS
_C
LK
Buffer_FE_TS_VAL
Error
B
u
ff
er
_F
E_
TS
_S
Y
N
C
B
u
ff
er
_F
E_
TS
_D
A
TA
[0
]
D
D
R
3
SD
R
A
M
(1
G
B
)
D
D
R
3
SD
R
A
M
(1
G
B
o
r2
G
B
)
2G
B
: D
M
27
52
o
n
ly
N
A
N
D
F
la
sh
(1
G
B
)
74
LC
X
24
4
Bu
ff
er
IC
50
1
C
I_
C
LK
C
I_
V
IA
L
Er
ro
r
CI_SYN
C
C
I_
D
A
TA
[0
~
7]
C
I
A
D
D
R
[0
~
7]
PCM_DATA
[0~7]
P
C
M
_A
[0
~
7]
C
I_
A
D
D
R
[0
~
14
]
R
EG
C
I_
O
E
CI_IOR
D
CI_IOWR CI-
W
E
P
C
M
_A
[0
~
14
]
FE
_D
E_
SD
A
&
SC
L
SE
R
IA
L
Fl
ash
C
V
B
S&
S
ca
rt
R
G
B
TV
L
&
R
S
o
u
n
d
F_
R
B
P
F-
O
E
PF_CEO
SPI_CK SPI_CI SPI_CS SP
I_
D
O
D
D
R
2
D
ata
[0
:1
5]
D
D
R
2
Address[0:12
]
D
D
R
2
D
ata
[0
:1
5]
D
D
R
2
Address[0:12
]
System EE
P
R
O
M
EEPROM
SCL
&
SD
A
P
an
el
DMB
[LED Driver IC]
Digital
amp
(N
TP
75
00
)
SP
(L)
SP
(
R
)
W
LE
D
-S
ta
tus
WLED_ENABLE OV
P_SEL
CH_SEL W
LE
D
_D
IM
_A
D
J
A
u
d
io
_
M
as
te
r_
C
LK
/D
A
TA
[3
]
LV
D
S
SI
F
H
P
L/
R
H
/P
지역별
Option처리
(DVB향만
적용)
지
역
별
O
p
ti
o
n
처
리
지
역
별
O
p
ti
o
n
처
리
(D
V
B
/중
국
향
)
A
M
P
S
C
L&
SD
A
C
V
B
S
H
D
M
I2
H
D
M
I_
TM
D
S
&
H
D
M
I
I2
C
DIAGRAMMI A BLOCCHI